

FIG. 1




FIG. 2A




FIG. 2B




FIG. 3A

		X direction				X address
		#0	#1	#2	#3	
		#0	#0	#1	#2	#3
		#1	#3	#0	#1	#2
		#2	#2	#3	#0	#1
		#3	#1	#2	#3	#0
Y direction						
Y address						

memory device

FIG. 3B

		X direction				X address
		#0	#1	#2	#3	
		#0	#3	#2	#1	#0
		#1	#2	#1	#0	#3
		#2	#1	#0	#3	#2
		#3	#0	#3	#2	#1
Y direction						
Y address						

memory device

FIG. 4

max. X address value = #3

max. Y address value = #3

diagonal inversion set value = #3

X address of memory cell	#0	#1	#2	#3
X address of memory cell & maximum X address value	#0	#1	#2	#3

Y address of memory cell	Y address of memory cell + diagonal inversion set value & maximum Y address value
#0	#3
#1	#0
#2	#1
#3	#2




FIG. 5

max. X address value = #7

max. Y address value = #3

diagonal inversion set value = #3

memory device
(8 x 4)

			X					X
X					X			
	X					X		
		X					X	




inversion expected cell

FIG. 6


max. X address value = #7
 max. Y address value = #3
 diagonal inversion set value = #3

X address of memory cell	#0	#1	#2	#3	#4	#5	#6	#7
X address of memory cell & maximum X address value	#0	#1	#2	#3	#4	#5	#6	#7



Y address of memory cell	Y address of memory cell + diagonal inversion set value & maximum Y address value
#0	#3
#1	#0
#2	#1
#3	#2

FIG. 7



0000000000000000


FIG. 8

max. X address value = #7

max. Y address value = #3

diagonal inversion set value = #3

X address of memory cell	#0	#1	#2	#3	#4	#5	#6	#7
X address of memory cell & maximum X address value	#0	#1	#2	#3	#0	#1	#2	#3



Y address of memory cell	Y address of memory cell + diagonal inversion set value & maximum Y address value
#0	#3
#1	#0
#2	#1
#3	#2

